Abstract
A FinFET-based 8-bit low-power arithmetic and logic unit (ALU) with full-swing 9-transistor GDI-hybrid full adder has been presented in this research paper. An intelligent signal gating-aware energy-efficient ALU is proposed using this adder and signal gating circuit. An adaptive signal gating is applied according to the current ALU operation based on the particular operation corresponding control word. The input signals to the other blocks are gated such that the proposed intelligent signal gating scheme customizes the overall power utilization of the proposed ALU. The proposed ALU has been implemented using 20 nm FinFET PTM models. The total power consumption of the conventional FinFET ALU to execute all eight operations is 619.55 µW, whereas the proposed ALU consumes 225.53 µW only. The average power consumption of the traditional FinFET ALU is 77.44 µW per operation, while the proposed low-power ALU needs 28.19 µW only. The maximum amount of total and average power that the proposed scheme can optimize is 63.59%.
Similar content being viewed by others
Data Availability
The details of all the data generated and analysed during this work are included in this article.
Abbreviations
- Vdd:
-
Supply voltage
- V :
-
Volts
- µ :
-
Micro
- G :
-
Giga
- nm :
-
Nanometer
- FET:
-
Field-effect transistor
- FinFET:
-
Fin Field Effect Transistor
- PTM:
-
Predictive Technology Model
- MOSFET:
-
Metal-Oxide-Semiconductor FET
- SCE:
-
Short-channel effects
- SG:
-
Short-gate
- LP:
-
Low-power
- IG:
-
Independent-gate
- ALU:
-
Arithmetic and logic unit
- GDI:
-
Gate-diffusion input
- CNTFET:
-
Carbon nanotube FET
- SOI:
-
Silicon on insulator
- ADE:
-
Analog Design Environment
References
D. Akshay, S.M. Sharma, L.A. Vyas, K. Sivasankaran, Design of low power and area efficient 4-bit arithmetic and logic unit using nanoscale FinFET. Indian J. Sci. Technol. 8(S2), 250–256 (2015)
O.A. Badry, M.A. Abdelghany, February. Low power 1-Bit full adder using Full-Swing gate diffusion input technique. In 2018 International Conference on Innovative Trends in Computer Engineering (ITCE) (pp. 205–208). IEEE (2018)
M. Balakrishna, D. Rajkumar Bhure, Implementation of an efficient low power 8-Bit ALU using GDI technique. Int. J. Electron. Electr. Comput. Syst. 6(12), 315–320 (2017)
A. Binu, https://semiengineering.com/working-with-finfets/Working With FinFETs A methodology for a comprehensive and productive power noise and reliability closure for advanced SoC designs.FEBRUARY 11TH, (2016)
R. Courtland, Intel now packs 100 million transistors in each square millimeter. IEEE Spectrum, 30 (2017)
R. Dantre, S. Yadav, Design and analysis of FinFET based high performance 1-bit half adder-half subtractor cell. In Proceedings of 27th IRF International Conference 14th June.2015, pp 14–18 (2015)
"FinFET with the World's Smallest Characteristics Variability", (Translation of AIST press release on December 12, 2012), https://www.aist.go.jp/aist_e/list/latest_research/2013/20130326/20130326.html
F. Forero, J.M. Galliere, M. Renovell, V. Champac, March. Analysis of short defects in FinFET based logic cells. In 2017 18th IEEE Latin American Test Symposium (LATS) (pp. 1–6). IEEE (2017)
R. Gupta, A.K. Rana, November. Comparative study of digital inverter for CNTFET and CMOS technologies. In 2013 Nirma University International Conference on Engineering (NUiCONE) (pp. 1–5). IEEE (2013)
N. Horiguchi, B. Parvais, T. Chiarella, N. Collaert, A. Veloso, R. Rooyackers, S. Brus, FinFETs and their futures. In Semiconductor-On-Insulator Materials for Nanoelectronics Applications , Springer, Berlin, Heidelberg 141–153 (2011)
Z. Huang, M.D. Ercegovac, On signal-gating schemes for low-power adders. In Conference Record of Thirty-Fifth Asilomar IEEE Conference on Signals, Systems and Computers (Cat. No. 01CH37256) Nov 4, 1, 867–871 (2001)
S.I. Huq, M. Nafreen, T. Rahman, Bhadra, S., Comparative study of full adder circuit with 32nm MOSFET, DG-FinFET and CNTFET. In 2017 4th International Conference on Advances in Electrical Engineering (ICAEE) (pp. 38–43). IEEE (2017)
N. Jatav, A. Marwah, S. Akashe, Implementation of arithmetic logic unit using FINFET. Int. J. Hybrid Inf. Technol. 9(9), 335–342 (2016)
J.M. Jenifer, and D.P. Vaya, FINFET based 8-bit arithmetic unit for leakage reduction. Int. J. Eng. Sci. Comput. (IJESC), July Issue, pp 760–764 (2014)
J. Kahlon, P. Kumar, A. Garg and A. Gupta, September. Low power and temperature compatible FinFET based full adder circuit with optimised area. In 2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI) (pp. 2121–2125). IEEE (2016)
P. Krishna, P. Brundavani, Design and Implementation of Low Power 16-Bit ALU using MGDI technique. Int. J. VLSI Syst. Design Commun. Syst. 5(10), 0954–0959 (2017)
K. Shweta, B. Poonam, Low power and high speed ALU using FinFET technology. Imperial J. Interdiscip. Res. (IJIR) 2(9), 1510–1513 (2016)
R. Kumar, K. Sharma, U. Dutta, Design of arithmetic and logical unit (ALU) using FinFET. Int. J. Adv. Res. Electr. Electron. Instrum. Eng. 5(5), 3608–3617 (2016)
T.J.K. Liu, Symposium on VLSI technology short course. Title: FinFET history, fundamentals and future, University of California, Berkeley, Calif, USA, June (2012)
G.E. Moore, Cramming more components onto integrated circuits. Proc. IEEE 86(1), 82–85 (1998)
E.V. Nagalakshmi, K. Kavya, Design of 4 Bit Alu using modified Gdi technology for power reduction. Int. J. Eng. Sci. Invention (IJESI) 7(2), 38–45 (2018)
R. Pappachan, V. Vijayakumar, T. Ravi, V. Kannan, Design and analysis of a 4-bit low power barrel shifter in 20nm finfet technology. Int. J. Eng. Sci. (IJES) 2(3), 17–25 (2013)
P. Priyanka, K.V. Patel, (2013) Design and implementation of high-performance logic arithmetic full adder circuit based on FinFET 16nm technology–shorted gate mode. Int. J. Sci. Res. (IJSR), pp. 2319–7064
PTM: Predictive Technology models, http://ptm.asu.edu/
M. Roser, H. Ritchie, Technological progress. Our World in Data. Retrieved from: 'https://ourworldindata.org/technological-progress' (2013)
A.A. Roobert, D.G. Rani, S. Rajaram, Design and optimisation of feed forward noise cancelling complementary metal oxide semiconductor LNA for 2.4 GHz WLAN applications. IET Circuits Devices Syst. 13(6), 908–919 (2019)
N. Sathya, M.A. Bennet, M. Mageswari, M. Priya, M. Kayalvizhi, Design of low complexity accumulator using FinFET for various technologies. Int. J.Smart Sens. Intell. Syst. 10(4), 225–235 (2017)
B. Shanmukhi, GDI based design of Low power adders and multipliers. Int. J. Eng. Sci. Innovative Technol. (IJESIT) 5(1), 102–112 (2016)
A. Sharma, R. Tiwari, March. Low power 8-bit ALU design using full adder and multiplexer. In 2016 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET) (pp. 2160–2164). IEEE (2016)
N. Shylashree, B. Venkatesh, T.M. Saurab, T. Srinivasan, V. Nath, Design and analysis of high-speed 8-bit ALU using 18 nm FinFET technology. Microsyst. Technol. 25(6), 2349–2359 (2019)
S. Sinha, G. Yeric, V. Chandra, B. Cline, Y. Cao (2012).Exploring sub-20nm FinFET design with predictive technology models. In DAC Design Automation IEEE Conference Jun 3, pp 283–288
R.S. Sonkusare, S.S. Rathod, October. Analysis of multifin n-FinFET for analog performance at 30nm gate length. In 2016 International Conference on Communication and Electronics Systems (ICCES) (pp. 1–7). IEEE (2016)
A.B.A. Tahrim, and M.L.P. Tan, August. Design and implementation of a 1-bit FinFET full adder cell for ALU in subthreshold region. In 2014 IEEE International Conference on Semiconductor Electronics (ICSE2014) (pp. 44–47). IEEE (2014)
A. Tahrim, H.C. Chin, C.S. Lim, M.L.P. Tan, Design and performance analysis of 1-bit FinFET full adder cells for subthreshold region at 16 nm process technology. J. Nanomater. 2015, 1–13 (2015)
M. Vamsi Prasad, K. Naresh Kumar, Low power FinFET based full adder design. Int. J. Adv. Res. Comput. Commun. Eng. 6(8), 328–335 (2017)
N. Vejendla, R.R. Reddy, N. Balaji, Performance analysis of adder circuits using FINFET’S. i-Manager’s J. Circuits Syst. 5(3), 1 (2017)
H. Yokoyama, inventor; Sony Corp, assignee. Signal gating circuit. United States patent US 3,710,142. Jan 9 (1973)
C.C. Wu, D.W. Lin, A. Keshavarzi, C.H. Huang, C.T. Chan, C.H. Tseng, C.L. Chen, C.Y. Hsieh, K.Y. Wong, M.L. Cheng, T.H. Li, High performance 22/20nm FinFET CMOS devices with advanced high-K/metal gate scheme. In 2010 IEEE International Electron Devices Meeting, Dec 6, 27–1 (2010)
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Ajitha, D., Chandra Sekhar Reddy, M. Intelligent Signal Gating-Aware Energy-Efficient 8-Bit FinFET Arithmetic and Logic Unit. Circuits Syst Signal Process 41, 299–320 (2022). https://doi.org/10.1007/s00034-021-01775-w
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-021-01775-w